New space vector PWM method based on virtual flux vector for T-NPC Inverter

- Phan Quoc Dzung
- Tran Ha Minh Quyen
- Dao Ngoc Dat
- Nguyen Dinh Tuyen
- Nguyen Bao Anh
- Le Chi Hiep

Power Electronics Research Lab, University of Technology, VNU-HCM
(Manuscript Received on July 22nd, 2014; Manuscript Revised September 08th, 2014)

ABSTRACT

This paper proposes a new SVPWM algorithm for operating the three-level TNPC topology. The idea of this algorithm is approximating as close as possible the locus of actual virtual flux vector and ideal one and minimizing the numbers of switching in one switching interval to improve the efficiency of the whole system. The virtual flux vector is monitored to determine the sector and the proper non-zero voltage vectors. The performance of the converter and the comparison of different modulation methods are analyzed. Simulation and experimental results show that the proposed method provides high efficiency.

Keywords: Multilevel, NPC, T-NPC, SVPWM, switching losses, Virtual Flux Vector.

1. INTRODUCTION

In recent years, the multilevel converters topologies were introduced, especially the three-level neutral-point-clamped (NPC) topology because it has many significant advantages [1]-[4]. Some studies are implemented to compare between three-level inverters and two-level inverters for low voltage and low power applications and the three-level inverters have more attraction [3]. They have some advantages such as: the reduction of voltage blocked by each semiconductor, high efficiency of the power converter and low total harmonic distortion of output voltage.

The three – level NPC can be classified into three types: the conventional NPC [2], the active NPC (A-NPC) [5] and the T-type NPC (T-NPC) [6].

- The conventional NPC topology has 12 IGBTs and 6 anti-parallel free-wheeling diodes in three legs. The DC-link is split in two symmetric halves connected in series. In NPC topology every conduction path consists of two semiconductors in series and it can either handle higher DC-link voltages or the blocking voltage of the switches can be reduced in comparison to a two-level converter topology [1], [2].
- The active NPC topology is a derivative of the conventional NPC. 6 anti-parallel free-wheeling diodes are replaced by 6 IGBTs [5]. Compared with a typical three-level neutral-point-clamped converter, the recent studies proposed that three-level active neutral-point-clamped (A-NPC) converter can overcome the unequal loss distribution among semiconductor devices. However, this converter has some drawbacks such as: the increased number of power semiconductor devices and low efficiency.

- The T-NPC topology is showed in Fig. 1. This is a new topology which can overcome the disadvantages of conventional NPC and A-NPC. Each leg of the T-NPC consists of four power devices: the S1 and S4 is connected series with DC power supply and one bidirectional switch (S2 and S3) which connect the middle point of three legs to the middle point of DC-link. This topology is simpler than the conventional NPC and A-NPC because it has less semiconductor devices. The T-NPC provides some advantages that are not available in conventional NPC such as: low conduction losses, fewer numbers of power switches, small size and simple operation. Therefore, in the low voltage range, from 500V to 1000V with the requirement of high efficiency and high power, instead using the two-level inverter and the conventional three-level NPC, the T-NPC is the applicable solution. Especially, in the solar energy conversion systems, the efficiency is the important factor.

The PWM algorithms for T-NPC are also investigated in recent technical publications.

The carrier based pulse width modulation (PWM) with third harmonics injection and can be applied for the T-NPC inverter [7]. This modulation method is simple because it is based on the intersection between the modulation signals and high frequency carrier signal to generate the gating pulses for power switches. However, the high switching losses and THD are the disadvantages of this method. The space vector PWM (SVPWM) technique with their inherent advantage as it gives a higher output voltage for the same DC bus voltage, reduced loss and better harmonic performance for three-phase VSI. The SVPWM was introduced in order to obtain the optimal number of switching [8]. However, the selection of proper active and zero vectors to synthesis the reference output voltage vectors is very complex. The SVPWM 3L-2L method is based on the SVPWM of conventional two-level inverter, it is more simple than the traditional SVPWM [9].

![Fig.1. The configuration of the three-level T-NPC](image)
This paper proposed a new SVPWM algorithm which is based on locus analysis of the virtual flux vector. The proposed SVPWM has some advantages such as: simple computation, minimization of switching losses and high performance output voltage. Therefore, the T-NPC with the proposed method is suitable such as in photovoltaic applications for low-voltage range.

The structure of T-NPC and the proposed SVPWM algorithm are expressed clearly in this paper. The simulation and experimental results are also expressed to demonstrate the feasibility of this algorithm.

2. THE PRINCIPLE OPERATION OF T-NPC AND THE SPACE VECTOR ANALYSIS

The three-phase three-level T-NPC topology is illustrated in Fig. 2. Beside the conventional two-level voltage source inverter topology, an active bidirectional switch is added to each phase leg, connecting to the DC-link voltage midpoint. The bidirectional switches are used to isolate the inverter part from the grid while the zero state is applied. Unlike the switches S1 and S4, the bidirectional switch (S2 and S3) has to block only half of the dc-link voltage. For low voltage application, switches S1 and S4 will be implemented with 1200V IGBT/diodes while S2 and S3 need only a 600V switch.

The switching state of the power switches and the output voltage of the T-NPC are shown in Table I. There are 3 levels of phase to common point voltage that can be generated on each phase leg: +E, 0, -E, where E is the voltage of each capacitor.

For state +E and -E, the current direction go through the system as shown in Fig. 2a.

<table>
<thead>
<tr>
<th>Switching State</th>
<th>Switching Status</th>
<th>Output Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>S1</td>
<td>S4</td>
</tr>
<tr>
<td>+1</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>0</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>-1</td>
<td>OFF</td>
<td>ON</td>
</tr>
</tbody>
</table>

(a) Current direction during state +E and -E
(b) Current direction during zero state
For zero state, the current will not pass through the inverter but the bidirectional switches to return to the load as shown in Fig. 2b.

The SVM is a pulse width modulation strategy that uses the concept of space vectors to compute the duty cycles of the switches. To implement this modulation strategy to the T-NPC, the output phase voltages generated by the switching states of the T-NPC have to be converted into space vectors using the following transformation:

\[
\vec{V} = V_a(t) + V_b(t)e^{\frac{\pi}{3}} + V_c(t)e^{\frac{2\pi}{3}}
\]  

Where \( V_a(t), V_b(t), V_c(t) \) : instantaneous phase voltages ; \( j \) : complex number

Fig. 3 shows the space vector diagram of the NPC in the \( \alpha \beta \) coordinate system that is formed by the voltage space vectors which includes four groups accordingly with 27 switching states: zero voltage vectors, small voltage vectors, medium voltage vectors, large voltage vectors.

SVPWM is a technique that creates IGBT signal pulses from generating the appropriate reference space vector which corresponds to a combination of switching states of three phase legs. The intervals of each state in a switching cycle are calculated depending on the sector where locates the desired space vector.

\[
T_x \cdot \vec{V} = T_x \vec{V}_x + T_y \vec{V}_y + T_z \vec{V}_z
\]

\[
T_x = T_y + T_z
\]

where \( T_x, T_y \), and \( T_z \) are intervals of two active output vectors \( \vec{V}_x, \vec{V}_y \) and zero vector \( \vec{V}_z \), respectively.

3. THE PROPOSED SVPWM METHOD BASED ON THE VIRTUAL FLUX VECTOR

The proposed algorithm aims to minimize the number of switching of the switches, which conclude in power loss reduction and to approximate as close as possible the locus of actual virtual flux vector and ideal one. Its idea is based on analyzing the flux linkage vector of the 3 phase asynchronous motor. However, for other loads, the virtual vector concept can be used regarding the analogy between them and the three-phase AC machine. The virtual flux vector is defined as follows:

\[
\Psi^v(t) = \frac{1}{2} \int_0^t V(t) = -\frac{3}{2} \frac{U_m}{\omega} e^{j\omega t} + \Psi_0^v
\]  

Fig. 3. Space vectors of a T-NPC in \( \alpha \beta \) coordinate system

Fig. 4. The sector division of the proposed method
\( U_m \) – amplitude of output phase voltage; \( \omega \) - angular velocity of phase voltage vector, \( \Psi_0^* \) - initial value of virtual flux vector.

In ideal conditions, the flux vector describes a circle whose radius equals to \( \frac{3U_m}{2\omega} \) and moves under the similar angular velocity of the voltage vector. The voltage vector is tangent to this circle. By applying necessary non-zero voltage vectors, a quasi circle will be created.

The locus of the flux linkage vector is as first divided in small arcs \( dx \), each corresponds to the angle \( \omega \cdot \Delta T \) that scans the flux vector during a switching time. The reference virtual flux vectors and voltage vectors will be controlled by 2 non-zero vectors and 1 zero vector.

The \( \alpha \beta \) plan is now divided to 12 zones with 12 non-zero large and medium vectors and 2 zero vectors (Fig.4).

According to the phase angle of the reference vector, two appropriate non-zero base voltage vectors \((V_m, V_{n+1})\) will be chosen. Their order of formation is calculated in such way so that for each change of switching states, only one switch changes its status, which ensure the safety and minimization of switching losses. In addition, the symmetrical arrangement of base space vectors aims to decrease the discrepancy between the formed quasi-circular locus and the desired circular one. This approach ensures the best approximation of actual flux vector to ideal one in order to achieve the best quality, i.e. the lowest of total harmonic distortion of output voltage vector.

Besides that, in the PV system, due to high modulation index, the use of small vector in SVPWM does not necessarily. So, the rule of applying switching states is then presented as follows: **Zero Vector – Large Vector – Medium Vector – Large Vector – Zero Vector.**

**Fig. 5.** (a) Pulse pattern and definition of \( \alpha_{1,odd}, \alpha_{2,odd} \) in sector I

(b) Computing geometrically the reference output voltage vector in sector I
In order to reduce the switching loss, the pulse pattern is combined so that the one leg maintains the state +E or –E over the whole switching period \( \Delta T \) (for example phase C in Fig.5a and phase A in Fig.6a).

For duration calculation, after determining the sector that contains the reference voltage, it is necessary to decide the suitable formula whether the sector indication is even or odd. For odd sectors, e.g. sector I, the virtual flux vector is controlled by 2 vectors \( V_1^{\alpha} \) and \( V_2^{\alpha} \). The desired pulse pattern is presented in the Fig. 5a.

By computing the two values \( \alpha_1^{o} \), \( \alpha_2^{o} \), the duration corresponding to each vector could be found. Assuming the angle is small enough due to high switching frequency of switches, the arc (BC) is considered as the segment BC.

Considering the triangle OBC in Fig. 5b, the side BC can easily be calculated:

\[
BC = 2 \times \frac{3U_w}{2\omega} \times \sin \left( \frac{\omega \cdot \Delta T}{2} \right) \approx \frac{3U_w}{2\omega} \times \frac{\omega \Delta T}{2} = \frac{3}{2} U_w \Delta T
\]

\[
U_w = M \times \frac{\sqrt{3}}{2} U_d \times \frac{2}{3} = \frac{U_d}{\sqrt{3}}
\]

\[
BC = \frac{\sqrt{3}}{2} MU_d \Delta T
\]

where \( M \) - the modulation index, \( U_d = 2E \) - the DC link voltage.

In the triangle ABD and BFC as Fig. 5b, because of the symmetrical distribution of the pulse pattern, we can find that:

\[
BD = \frac{1}{2} BC; BC = BF' + F'C
\]

\[
BA = EC = \frac{BF}{2}; AD = DE = \frac{FC}{2}
\]

and two sides BF, FC are successively:

\[
BF = a_{w}^{\alpha} \|a_{w}^{\alpha} - U_{d}^{\alpha}\|
\]

\[
FC = (a_{w}^{\alpha} - a_{w}) \|a_{w}^{\alpha} - a_{w} - \frac{\sqrt{3}}{2} U_{d}^{\alpha}\|
\]

\[
\|a_{w}^{\alpha} - a_{w} - \frac{\sqrt{3}}{2} U_{d}^{\alpha}\| = \frac{\sqrt{3}}{2} U_{d}^{\alpha}
\]

The simultaneous equations are then established for one switching period by using (6)-(8):

\[
BF \cdot \cos \phi + FC \cdot \cos \phi = BC
\]

\[
\Rightarrow a_{w}^{\alpha} U_{d}^{\alpha} \cos \phi + (a_{w}^{\alpha} - a_{w}) \frac{\sqrt{3}}{2} U_{d}^{\alpha} \cos \left( \frac{\pi}{6} - \phi \right) = \frac{\sqrt{3}}{2} M \cdot U_{d} \cdot \Delta T
\]
Resolving the simultaneous equations (9)-(10), we get the calculation formula of intervals $\alpha_{10}$ and $\alpha_{20}$ in each switching period $\Delta T$:

$$\alpha_{10} = M \cdot \Delta T \cdot \cos \left( \varphi - \frac{\pi}{6} \right)$$

(11)

$$\alpha_{20} = \sqrt{3} \cdot M \cdot \Delta T \cdot \cos \left( \varphi + \frac{\pi}{3} \right)$$

Similarly, in even sectors, e.g. sector II, the intervals $\alpha_{1e}$ and $\alpha_{2e}$, as described in Fig. 6a, are defined as follows, according to the geometrical analyze in Fig. 6b:

$$\alpha_{1e} = \frac{\sqrt{3}}{2} U_s \cos \varphi + (\alpha_{1o} - \alpha_{2o}) \sqrt{3} U_s \sin \left( \frac{\pi}{6} - \varphi \right)$$

$$\alpha_{2e} = \frac{\sqrt{3}}{2} U_s \sin \varphi + (\alpha_{1o} - \alpha_{2o}) \sqrt{3} U_s \sin \left( \frac{\pi}{6} - \varphi \right)$$

(12)

The pulse patterns for proposed SVPWM for remaining sectors are shown in Fig. 7.

Semiconductor losses in voltage source IGBT converters can be calculated using method in [10]. The efficiency of the T-NPC is calculated by the formula:

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}}$$

(14)

where $P_{\text{in}}$ is the input DC power, $P_{\text{out}}$ is the output AC power according to 1st voltage harmonic:

$$P_{\text{in}} = \frac{1}{3} V_{\text{dc}} I_d$$

(15)

$$P_{\text{out}} = P_{\text{in}} - P_{\text{losses}}$$

(16)

Fig. 7. The switching pattern for sector (zone) from 3 to 12
4. SIMULATION RESULTS

Simulation model is carried out by Matlab/Simulink software to verify the proposed SVPWM method (Fig.8). The system model is simulated with the parameters as follows:

- The dc-link voltage is 800 V (E=400V)
- The three-phase RL load R= 20 Ω L = 5 mH.
- The L Filter : L = 0.2 mH, R = 0.01 Ω
- Switch parameters: IGBT resistor on = 0.016Ω, IGBT forward voltage = 2.25V, Diode resistor on = 0.016Ω, Diode forward voltage = 0.9V

Fig.8. Simulation model of T-NPC inverter with the proposed SVPWM method
Fig. 9 shows the simulation PWM signals for four power switches of leg A. We can see that in each sector, there is at least one switch which does not change the state. Therefore, the number of switching is reduced.

The phase and line-to-line output voltage are shown in Fig. 10 and 11, respectively. With the switching frequency is 4.8 kHz and the modulation index is 0.8, the number of switching is 96. It can be seen that the line-to-line output voltage has five values: -800V, -400V, 0V, 400V, 800V.

The filtered phase, line-to-line output voltage and output current are shown in Fig. 12 and 13, respectively. The pure sinusoidal output current is obtained with the proposed method.
In order to shown the effectiveness of the proposed SVPWM method, the efficiency of the T-NPC is the main factor to compare different modulation methods.

Table 2 shows the electrical data of the T-NPC with SPWM, conventional SVPWM and proposed SVPWM methods ($V_d$=320VDC, $f_{sw}$=10kHz, $f_1$=50Hz, Filter $R_f$=0.01Ω, $L_f$=20mH, Load $R_L$=20Ω, $L_L$=5mH, $P_{load}$ = 1290-1300W).

Table 3 shows the efficiency for different values of power load for the T-NPC with SPWM, typical SVPWM and proposed SVPWM methods ($V_d$=320VDC, $f_{sw}$=10kHz, $f_1$=50Hz, Filter $R_f$=0.01Ω, $L_f$=20mH, Load $R_L$=20Ω, $L_L$=5mH).

Table 2. The data comparison result between the proposed SVPWM method, spwm (SFO- SINPWM with triple harmonics) & conventional SVPWM methods

<table>
<thead>
<tr>
<th>$P_{load}$ (W)</th>
<th>1290-1300</th>
</tr>
</thead>
<tbody>
<tr>
<td>Method</td>
<td>SPWM (SFO)</td>
</tr>
<tr>
<td>$V_{A1}$ (phase), [V]</td>
<td>140.6</td>
</tr>
<tr>
<td>$V_{A1}$ (filtered), [V]</td>
<td>131.2</td>
</tr>
<tr>
<td>$I_{A1}$ (filtered), [A]</td>
<td>6.539</td>
</tr>
<tr>
<td>$P_{in}$ [W]</td>
<td>1326</td>
</tr>
<tr>
<td>$P_{loss}$ [W]</td>
<td>31.88</td>
</tr>
<tr>
<td>$P_{out}$ [W]</td>
<td>1294.12</td>
</tr>
<tr>
<td>Efficiency, [%]</td>
<td>97.6</td>
</tr>
</tbody>
</table>

Table 3. The efficiency comparison result between the proposed SVPWM method, SPWM (SFO) & SVPWM methods [9]

<table>
<thead>
<tr>
<th>$P_{load}$ (W)</th>
<th>700</th>
<th>900</th>
<th>1300</th>
</tr>
</thead>
<tbody>
<tr>
<td>Method</td>
<td>Efficiency ($P_{out}/P_{in}$), [%]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPWM (SFO)</td>
<td>97.29</td>
<td>97.46</td>
<td>97.6</td>
</tr>
<tr>
<td>SVPWM [9]</td>
<td>97.3</td>
<td>97.47</td>
<td>97.6</td>
</tr>
<tr>
<td>Proposed SVPWM</td>
<td>97.89</td>
<td>97.99</td>
<td>98.08</td>
</tr>
</tbody>
</table>
It can be seen that the proposed SVPWM method provides higher efficiency as compared to SPWM and conventional SVPWM methods.

5. EXPERIMENTAL RESULTS

To validate the proposed SVPWM method and simulated results, an experimental platform is setup in the laboratory. The experimental prototype is shown in Fig.14. The half-bridge IGBT Modules SEMiX202GB128Ds (1200V) were selected for switch pairs: (S1A,S4A), (S1B,S4B) and (S1C,S4C) while the bi-direction IGBT modules SK60GM123 (1200V) were chosen for the switch pairs (S5A,S6A), (S5B,S6B) and (S5C,S6C). These IGBT modules is the new generation IGBT from Semikron and exhibit good characteristics for minimizing both switching and conduction losses. They are a good option for making the prototype operate with high voltage input and high power (800V DC, 10kW). By using pulse transformers, gate driver for these IGBT modules are isolated from the secondary side, which operates under high voltage. Furthermore, the gate drivers can protect the inverter from short circuit condition, thus the inverter can operate safety while testing algorithms under high voltage. The prototype is controlled by a high performance, floating point digital signal processor (DSP) 90MHz TMS320F28069 from Texas Instruments. An isolated 5V source is designed for supplying power for the DSP.

The experimental parameters are as follows:
- DC link voltage: 320V
- Switching frequency: 10 kHz
- Three—phase RL load: \( R = 10 \, \Omega \), \( L = 5 \, \text{mH} \)

Table 2 shows the efficiency of T-NPC inverter with the proposed method and conventional SVPWM method according to the output power. It can be seen that with the proposed method, the higher efficiency is obtained.

Fig. 15 a, b, c and d show the output current, output voltage and gating pulse for switch S1 and S4. The output currents of the T-NPC with proposed methods are sinusoidal waveform and balance.

![Experimental model](image.png)
Fig. 15. (a) The three-phase output currents (b) The phase output voltage (c) The gate signal for switch S1 (d) The gate signal for switch S4

Table 2. The efficiency comparison between proposed method and conventional method

<table>
<thead>
<tr>
<th>Output Power</th>
<th>Proposed SVPWM</th>
<th>SINPWM (SFO)</th>
<th>Conventional SVPWM [9]</th>
</tr>
</thead>
<tbody>
<tr>
<td>500</td>
<td>94.2</td>
<td>94</td>
<td>93</td>
</tr>
<tr>
<td>700</td>
<td>95.5</td>
<td>94.9</td>
<td>94.4</td>
</tr>
<tr>
<td>1000</td>
<td>96.4</td>
<td>95.7</td>
<td>95.5</td>
</tr>
<tr>
<td>1200</td>
<td>96.8</td>
<td>95.9</td>
<td>95.9</td>
</tr>
<tr>
<td>1500</td>
<td>97.2</td>
<td>96.2</td>
<td>96.2</td>
</tr>
<tr>
<td>1800</td>
<td>97.3</td>
<td>96.4</td>
<td>96.4</td>
</tr>
</tbody>
</table>

6. CONCLUSION
The T-NPC is an alternative to the two-level VSC for medium switching frequency applications and is very efficient in the range of 4–30 kHz. In this paper, the new SVPWM method is proposed for T-NPC to obtain high efficiency with low-voltage application.

Acknowledgment: This work was supported by Vietnam National University – HCM City, Vietnam under grant number B2012-20-04TD. The authors gratefully acknowledge the Power Electronics Research Lab at University of HCMUT for providing excellent facilities.
Phương pháp điều khiển vector không gian mới dựa trên vector từ thông ảo cho bộ
nghiệp lưu T-NPC

- Phan Quoc Dung
- Tran Ha Minh Quyen
- Dao Ngoc Dat
- Nguyen Dinh Tuyen
- Nguyen Bao Anh
- Le Chi Hiep

Phòng Thí nghiệm Nghiên cứu Điện tử công suất, Trường Đại học Bách khoa, DHQG-HCM-
phan_quoc_dung@yahoo.com

Tóm Tát

Bài báo này đề xuất một thuật toán mới cho điều khiển vector không gian của cấu hình
3 bậc dạng TNPC. Ý tưởng của thuật toán này là cách tìm căn quy tích vector từ thông
ảo Thực thể với ý tưởng nhóm đặt chất lượng
cao diện áp tổng hợp và tối thiểu hoá số lần
dộng cô trong mỗi chu kỳ dòng cắt để tăng
effiici trong hệ thống. Vector từ thông ảo
dược quan sát để xác định sector và các
vector điện áp thích hợp. Sự vận hành của bộ
biến đổi và kết quả so sánh với các giải thuật
điều khiển cũng được phân tích. Các kết quả
mophysical và thử nghiệm chỉ ra rằng giải
thuật đề xuất có hiệu suất cao.

Từ khoa: đa bậc, NPC, T-NPC, SVPWM, tổ hao dòng cắt, từ thông ảo

REFERENCE

neutral-point-clamped PWM inverter,”


[3]. Teichmann, R.; Bernet, S., “A comparison of
three-level converters versus two-level
converters for low-voltage drives, traction,
and utility applications,” Industry
Applications, IEEE Transactions on , vol.41,

Lizama, I.E., "A Survey on Neutral-Point-
Clamped Inverters," Industrial Electronics,
IEEE Transactions on , vol.57, no.7,
pp.2219,2230, July 2010

[5]. T. Bruckner, S. Bernet, and H. Guldner,
“The active NPC converter and its loss-
balancing control,” IEEE Trans. Ind.
2005.

[6]. Schweizer, M.; Kolar, J.W., "Design and
Implementation of a Highly Efficient Three-


