Return to Issue Details DESIGN OF INSTRUCTION SET AND CORE ARCHITECTURE FOR A FIXED-POINT 16-BIT DSP Download Download PDF