Article Open Access Logo

DESIGN OF INSTRUCTION SET AND CORE ARCHITECTURE FOR A FIXED-POINT 16-BIT DSP

Le Duc Hung 1
Huynh Huu Thuan 1
Santiago de Pablo 2
Volume & Issue: Vol. 8 No. 11 (2005) | Page No.: 24-31 | DOI: 10.32508/stdj.v8i11.3089
Published: 2005-11-30

Online metrics


Statistics from the website

  • Abstract Views: 2073
  • Galley Views: 1132

Statistics from Dimensions

Copyright The Author(s) 2023. This article is published with open access by Vietnam National University, Ho Chi Minh city, Vietnam. This article is distributed under the terms of the Creative Commons Attribution License (CC-BY 4.0) which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited. 

Abstract

Today, Digital Signal Processors (DSP) are used widely in pratical applications and scientific research. Designing and manufacturing DSPs are beyond our technological level. However, with the appearance of programmable logic devices, such work becomes possible. The project is to design the instruction set and core architecture of a 16-bit DSP and then implemented on a FPGA as a logic environment [1], using Verilog HDL programming language. The DSP in this paper cannot compare with real DSPs on the market, but for us this is a step for more advanced designs.

Comments