Abstract

The article presents four methods for implementing the DCT-based image compression on FPGAs. The quantization matrix is applied to improve the performance of the approach. We have verified the implemetation of the approach by using the hardware SPARTAN2S of Xilinx Corporation. The hardware resource, timing as well as power consumption are also extracted from the experiment results. The proposed approach for image compression is also compared to the JPEG standard.