Downloads
Abstract
FPGA device is a dominant implementation medium for digital circuits. Unfortunately, they do not support asynchronous circuits because of the lack of asynchronous circuit elements such as Muller gates, etc. In this paper, new efficient approaches are proposed to prototype asynchronous circuits on Look-Up Table-based (LUT) FPGA rapidly. The developed techniques are based on building of elements which play an important role in asynchronous circuits. The hazard-free elements are predefined in libraries in HDL and EDIF format. Timing and/or area constraints for place&route tool are automatically generated to map the asynchronous elements on suitable FPGA’s logic blocks. Several FPGA devices such as Altera, Xilinx and Actel could be used as target for the implementation.
Issue: Vol 14 No 4 (2011)
Page No.: 24-33
Published: Dec 30, 2011
Section: Engineering and Technology - Research article
DOI: https://doi.org/10.32508/stdj.v14i4.2004
Download PDF = 706 times
Total = 706 times
Most read articles by the same author(s)
- Vu Duc Anh Dinh, PAID – A NOVEL FRAMEWORK FOR DESIGN AND SIMULATION OF ASYNCHRONOUS CIRCUITS , Science and Technology Development Journal: Vol 14 No 2 (2011)
- Loc Huu Huynh, Hai Quoc Luu, Vu Duc Anh Dinh, MODIFIED DIRECTION FEATURE AND NEURAL NETWORK BASED TECHNIQUE FOR HANDWRITING CHARACTER RECOGNITION , Science and Technology Development Journal: Vol 14 No 2 (2011)
- Hung Hoa Nguyen, Huy Quang Nguyen, Vu Duc Anh Dinh, AN APPROACH OF UBIQUITOUS DEVICES USING T-ENGINE IN VIETNAM , Science and Technology Development Journal: Vol 14 No 4 (2011)