Downloads
Abstract
This paper presents a detailed analysis, design and simulation of PCI Express Physical Layer. The Physical Layer isolates the Transaction and Data Link Layers from the signaling technology used for Link data interchange. The Physical Layer is divided into the logical and electrical subblocks. The paper designed Physical Layer in the system level with top-down design method and wrote the Verilog HDL codes to implement Physical Layer. Wrote testbench to verify the correctness of the design module for function simulation. The simulation results show that the designed Physical Layer meets the required of the function of PCI Express™ Physical layer Base Specification Revision 2.0.
Issue: Vol 18 No 3 (2015)
Page No.: 101-113
Published: Aug 30, 2015
Section: Natural Sciences - Research article
DOI: https://doi.org/10.32508/stdj.v18i3.826
Download PDF = 986 times
Total = 986 times
Most read articles by the same author(s)
- Nhan Chi Nguyen, Nghia Hoai Duong, Anh Van Dinh, Design and simulation of pulse generator for UWB based on LC-tank differential oscillators topology , Science and Technology Development Journal: Vol 18 No 3 (2015)