Engineering and Technology - Research article Open Access Logo

The modified space vector PWM for three-phase voltage source inverter with AC decoupling circuit

Dzung Quoc Phan 1, *
Anh Bao Nguyen 1
Hiep Chi Le 1
  1. University of Technology, Power Electronics Research Lab, VNU-HCM
Correspondence to: Dzung Quoc Phan, University of Technology, Power Electronics Research Lab, VNU-HCM. Email: pvphuc@vnuhcm.edu.vn.
Volume & Issue: Vol. 17 No. 2 (2014) | Page No.: 18-32 | DOI: 10.32508/stdj.v17i2.1355
Published: 2014-06-30

Online metrics


Statistics from the website

  • Abstract Views: 2075
  • Galley Views: 850

Statistics from Dimensions

Copyright The Author(s) 2023. This article is published with open access by Vietnam National University, Ho Chi Minh city, Vietnam. This article is distributed under the terms of the Creative Commons Attribution License (CC-BY 4.0) which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited. 

Abstract

This paper proposes the modified space vector pulse width modulation (SVPWM) control algorithm for the three-phase voltage source inverter (VSI), which consists of traditional six switches VSI and three bidirectional switches for creating the ac decoupling circuit. This topology has some advantages such as the ability to reduce the leakage ground current from PV panel and therefore improve the efficiency of photovoltaic (PV) energy conversion based on the principle of decoupling when the zero space vectors occur. Likewise, no current flows through six traditional switches in zero space vectors, thus they operate at lower average temperature. In this case, the conduction losses are reduced. For avoiding shoot-through states between six traditional switches and three bidirectional switches, a delay time has been added to switching time and managed carefully to guarantee THD of output voltage. Operating of the inverter with the modified SVPWM method is simulated by using Matlab/Simulink software and implemented in the experimental prototype by using FPGA Virtex 5 (Xilinx).

Comments