Article Open Access Logo

PARALLEL A TOD CONVERSION

Nguyen Huu Phuong 1
Bui Trong Tu 1
Volume & Issue: Vol. 1 No. 9&10 (1998) | Page No.: 11-18 | DOI: 10.32508/stdj.v1i9&10.3744
Published: 1998-10-31

Online metrics


Statistics from the website

  • Abstract Views: 1738
  • Galley Views: 641

Statistics from Dimensions

Copyright The Author(s) 2023. This article is published with open access by Vietnam National University, Ho Chi Minh city, Vietnam. This article is distributed under the terms of the Creative Commons Attribution License (CC-BY 4.0) which permits any use, distribution, and reproduction in any medium, provided the original author(s) and the source are credited. 

Abstract

In nature, signals exist in analog form, while many means of storage, processing and transmission are digital (computers, communication systems, circuits. Today many applications require higher and higher conversion speed and many fast ADC ICs have been produced (called Flash ADC, Video ADC, ...). In this article we present the parallel A to D conversion where a number of popular medium speed and rather cheap 8-bit ADC ICs are connected in parallel to attain higher speed. Stored data can be converted numerically back to analog waveform on monitor screen or outputted to an DAC circuit together with appropriate filtering to restore the analog signal. In order to preserve the correct sequence of converted data from individual ADCs, the number of ADCs is limited to about 5 ie the overall conversion speed can be increased 5 times. We also present a method to increase further the number of parallel ADCs. Assembled circuit worked well and gave results as expected.

Comments