Open Access

Downloads

Download data is not yet available.

Abstract

This paper presents our design of a System On a Programmable Chip (SoPC) for real - time image processing applications. To do this, some accelerators are designed and integrated into a FPGA chip in order to process data at a high speed. Besides, special techniques (such as DMA, multiple Maters…) are also used to speed up the system. The result is tested on a DSP Development Kit using FPGA Stratix II EP2S60F1020C4 of Altera Corporation. SoPC Builder, NIOS II IDE and Modesim are used for testing and integrating hardware/software.



Author's Affiliation
Article Details

Issue: Vol 11 No 12 (2008)
Page No.: 16-25
Published: Dec 31, 2008
Section: Engineering and Technology - Research article
DOI: https://doi.org/10.32508/stdj.v11i12.2711

 Copyright Info

Creative Commons License

Copyright: The Authors. This is an open access article distributed under the terms of the Creative Commons Attribution License CC-BY 4.0., which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.

 How to Cite
Huu Thuan, H., Quang Hai, D., Bao Thuong, C., & Huu Phuong, N. (2008). DESIGNING A SOPC FOR REAL - TIME IMAGE PROCESSING APPLICATIONS. Science and Technology Development Journal, 11(12), 16-25. https://doi.org/https://doi.org/10.32508/stdj.v11i12.2711

 Cited by



Article level Metrics by Paperbuzz/Impactstory
Article level Metrics by Altmetrics

 Article Statistics
HTML = 957 times
Download PDF   = 339 times
Total   = 339 times